W9425G6JH
f. Verified under typical conditions for qualification purposes.
g. TSOP II package devices only.
h. Only intended for operation up to 266 Mbps per pin.
i. A derating factor will be used to increase t IS and t IH in the case where the input slew rate is below
0.5 V/nS as shown in Table 2. The Input slew rate is based on the lesser of the slew rates
determined by either V IH(AC) to V IL(AC) or V IH(DC) to V IL(DC) , similarly for rising transitions.
j. A derating factor will be used to increase t DS and t DH in the case where DQ, DM, and DQS slew
rates differ, as shown in Tables 3 & 4. Input slew rate is based on the larger of AC-AC delta rise,
fall rate and DC-DC delta rise, fall rate. Input slew rate is based on the lesser of the slew rates
determined by either V IH(AC) to V IL(AC) or V IH(DC) to V IL(DC) , similarly for rising transitions.
The delta rise/fall rate is calculated as:
{1/(Slew Rate1)}-{1/(slew Rate2)}
For example: If Slew Rate 1 is 0.5 V/nS and Slew Rate 2 is 0.4 V/nS, then the delta rise, fall rate is
-0.5 nS/V. Using the table given, this would result in the need for an increase in t DS and t DH of 100
pS.
k. Table 3 is used to increase t DS and t DH in the case where the I/O slew rate is below 0.5 V/nS. The
I/O slew rate is based on the lesser of the AC-AC slew rate and the DC-DC slew rate. The input
slew rate is based on the lesser of the slew rates determined by either V IH(AC) to V IL(AC) or V IH(DC)
to V IL(DC) , and similarly for rising transitions.
m. DQS, DM, and DQ input slew rate is specified to prevent double clocking of data and preserve
setup and hold times. Signal transitions through the DC region must be monotonic.
Publication Release Date: Aug. 27, 2013
- 33 -
Revision A03
相关PDF资料
W947D2HBJX5E IC LPDDR SDRAM 128MBIT 90VFBGA
W948D2FBJX5E IC LPDDR SDRAM 256MBIT 90VFBGA
W949D2CBJX5E IC LPDDR SDRAM 512MBIT 90VFBGA
W971GG6JB25I IC DDR2 SDRAM 1GBIT 84WBGA
W971GG8JB-25 IC DDR2 SDRAM 1GBIT 60WBGA
W9725G6IB-25 IC DDR2-800 SDRAM 256MB 84-WBGA
W9725G6JB25I IC DDR2 SDRAM 256MBIT 84WBGA
W9725G6KB-25I IC DDR2 SDRAM 256MBIT 84WBGA
相关代理商/技术参数
W9425G6JH5ITR 制造商:Winbond Electronics Corp 功能描述:256M DDR SDRAM X16, 200MHZ, IN
W9425G6JH5TR 制造商:Winbond Electronics Corp 功能描述:256M DDR SDRAM X16, 200MHZ, 65
W9425G6JH-5TR 制造商:Winbond Electronics Corp 功能描述:256M DDR SDRAM X16, 200MHZ, 65
W9425G8EH 制造商:WINBOND 制造商全称:Winbond 功能描述:8M × 4 BANKS × 8 BITS DDR SDRAM
W946432AD 制造商:WINBOND 制造商全称:Winbond 功能描述:512K X 4 BANKS X 32 BITS DDR SDRAM
W9464G6IB 制造商:WINBOND 制造商全称:Winbond 功能描述:1M × 4 BANKS × 16 BITS DDR SDRAM
W9464G6IH 制造商:WINBOND 制造商全称:Winbond 功能描述:1M ?? 4 BANKS ?? 16 BITS DDR SDRAM
W9464G6JH 制造商:WINBOND 制造商全称:Winbond 功能描述:1M ? 4 BANKS ? 16 BITS DDR SDRAM